

Fig.1 (Prior Art)




Fig.2 (Prior Art)





Fig. 34



Pig.3B






Fig. 4




SELECT LOGIC OUTPUTS (LATCHES)		SLEEP LOCK OFF ADD (STP) ADD (STP) LATCH (LOUT) (USEL) (STP) LATCH	X X RESET RESET RESET RESET	X X RESET RESET RESET RESET	X X RESET RESET RESET RESET	X X SET PREV PREV LOAD	X X PREV PREV SET PREV	X X PREV PREV SET PREV	X X PREV RESET PREV PREV	X X PREV PREV RESET PREV	X X PREV PREV RESET PREV	0 1 PREV SET PREV PREV	0 1 PREV RESET PREV PREV
SEI	CIO	LOCK SEL OUT (DSEL)	×	X	×	×	×	-	× ×	-	-	-	-
		<u> </u>	-	-	0	-	-	-	-	-	-	-	-
		DATA BUS	D=1	1=00	×	DEV ADD	01=1	1=10	03=1	02=1	02=1	07=1	0 <u>−</u> 20
		HEX ()	HI0	HJ	×	-88 -88	HBO	띪	HIO	HIO	동	02H	HCO

		ENABLE &	& SELECT O	UT LOGIC		
	INP	UTS			OUTPUTS	
LOW VCC (LVCC)	LOCK OUT (LOUT)	DEV SEL (DSEL)	SLEEP (SLP)	INPUT ENABLE (IEN)	SEL OUT (SOUT)	DECODER ENABLE (DEN)
0	Х	Χ	Х	SEL IN	0	0
1	0	X	Х	SEL IN	0	SEL IN
1	1	0	0	SEL IN	SEL IN	0
1	1	0	1	SEL IN	SEL IN	0
1	1	1	0	1	-SEL IN	1
1	1	1	1	SEL IN	SEL IN	0

Fig. 7








Fig. 9




Fig. 10

		INPUTS	TS			L									=	INPUTS						
TAG		18 18 18 18 18 18 18 18 18 18 18 18 18 1	LOCK OUT	DEV SEL	SS	霊		BLAL		PA		CLRADD	11	SCR	-	WREG	=	WDR	ō	OUT/IN		
SEE)	BUS		SLEP	T	DECODER		PA!		PAI		83	<u> </u>	SREC	-	85	Œ	ROR	S	S/I	TVCC	COMMENTS	2
ТX	XXXXXXX	0	×	×	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	LOW POWER	
ž	XXXXXXX	-	-	×	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	LOW POWER	
¥	XXXXXXX	-	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0,	0		DESELECT MODE	
03H	е/дххааааа	×	×	×	-	0	0	0	0	-	0	-	0	0	0	0	0	0	0	0	LOAD PACKET ADDR.	-i-
푱	xaaaaaaa	×	×	×	-	0	C	0	0	0	-	-	0	0	0	0	0	0	0	0	LOAD SECTOR ADDR.	2:
둉	XQQQQQQQ	×	×	×	-	0	0	-	0	0	0	-	0	0	0	0	0	0	0	0	LOAD BLOCK ADDR.	~;
H/0	1	×	×	×	-	0	0	0	-	0	0	-	0	0	0	0	0	0	0	0	INCR. PACKET ADDR.	
죵	1 e	×	×	×	-	0	-	0	0	0	0	-	0	0	0	0	0	0	0		LOAD BYTE ADDR. SET INCR ON/OFF	T INCR ON/OFF
둏	ddddddd	×	×	×	-	۵.	0	0	0	0	0	-	0	0	0	0	0	_	0	0	LOAD PGM DATA REGISTERS	REGISTERS
픙	ххгтгг	×	×	×	-	0	0	0	0	0	0	-	-	0	0	0	0	0	0	0	SELECT CONTROL REG	REG
용	pppppppp	×	×	×	-	0	0	0	0	0	0	-	0	0	0	-	0	0	0	0	LOAD DATA TO REG	9
ᇹ	XXXXXXX	×	×	×	-	0	0	0	0	0	0	0	0	0	0	0	ō.	0	0	0	INCREMENT BYTE REG.	REG.
굡	XXXXXXX	×	×	×	-	0	0	0	0	0	0	೦	0	0	0	0	0	0	_	0	LATCH SA DATA	
동	xx001000	×	×	×	-	0	0	0	0	0	0	-	0	-	0	0	0	0	0	0	CLEAR CONTROL REG.	REG.
1	xx010000	×	×	×	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CLEAR ADDR. REG.	
홛	2222222	×	×	×	-	۵.	0	0	0	0	0	-	0	0	0	೦	-	0	0		READ DATA	
₹	2222222	×	×	×	-	0	0	0	0	0	0	-	0	0	-	0	0	0	0		READ CONTROL REG.	EG.
								-		17.0	100	1										

Fig. 11

And the season of the season o

			Fig. 124
	[0]	BIT 0	7
	Ξ	BIT 1	
CODE	[2]	BIT 2	
0 0	2	BIT 3	
	[4]	BIT 4	
	[2]	BIT 5	
COSTER 00H	[9]	BIT 6	
REGISTI	[7]	BIT 7	

=			BLOCK AI	ADDRESS		
499	A21	A20	A19	A18	A17	A16
9 1	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

BIT 0	- H	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
Ag	A10	A11	A12	A19	A14	A15	
	24	SECTOR ADDRESS REGISTER	ECTOR ADDR	S		REGISTER 02H	REGISTI

Fig. 12C

		Fig
	A5	BIT 0
~	A6	BIT 1
SS REGISTE	Α7	BIT 2
PACKET ADDRESS REGISTER	A8	BIT 3
P,	Ax	BIT 4
		BIT 5
REGISTER 03H		BIT 6
REGISTE	PACKET INCREMENT ENABLE/ DISABLE	BIT 7

~	Ao	BIT 1 BIT 0
SS REGISTE	Α1	BIT 2
BYTE ADDRESS REGISTER	A2	BIT 3
	A.	BIT 4
	A4	BIT 5
REGISTER 04H		BIT 6
REGISTE	BYTE INCREMENT ENABLE/ DISABLÉ	BIT 7

		BIT 0
		BIT 1
OL A		BIT 2
CONTROL A		BIT 3
	REF VOLTAGE GENERATOR ENABLE	BIT 4
		BIT 5
REGISTER 05H		BIT 6
REGISTE		BIT 7

		Pig. 12C
	word Line Trim [0]	BIT 0
	LINE WORD LINE I TRIM [1]	111
CONTROL B	WORD LINE TRIM [2]	BIT 2
CONTR	INE WORD LINE TRIM [3]	BIT 3
	WORD LINE TRIM [4]	8IT 4
	WORD LINE TRIM [5]	BIT 5
EGISTER 06H	WORD LINE TRIM [6]	BIT 6
REGISTE	WORD LINE TRIM [7]	BIT 7

		Fig. 12H
		BIT 0
		- H8 - L
CONTROL C		BIT 2
CONTE		BIT 3
		BIT 4
	ENABLE WORD LINE SWITCH	BIT 5
REGISTER 07H	CONNECT PROGRAM VOLTAGE TO BIT INE (PGM)	9II 6
REGISTE	ENABLE LOW CURRENT PUMP	BIT 7

REGISTER	TR 08H			CONTROL	30L D		
ENABLE S.A. REFERENCE GENERATOR	BIT LINE TRIM (READ)	BIT LINE TRIM (READ) [0]		SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ)
BIT 7	9 JI8	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 121

			12.12
	DESELCT ALL MAIN LINES	BIT 0	
	SELECT ALL ERASE A BLOCKS	BIT 1	
CONTROL E	SELECT ALL MAIN BLOCKS	BIT 2	
CONT	DESELCT ALL WORD LINES	BIT 3	
	SELECT ALL WORD LINES	BIT 4	
		BIT 5	
REGISTER 09H		9IT 6	
REGIST		BIT 7	

			Fig. 1211
	FLOAT BIT LINES	BIT 0	
	DISCHARGE BIT LINES	1 II8	
30L F		BIT 2	
CONTROL F		BIT 3	
		BIT 4	
		BIT 5	
R OAH		9IT 6	
REGISTER OAH	CONNECT DL BUS TO DZ BUS	BIT 7	

		i	Mg. 121
		BIT 0	
		BIT 1	
CONTROL G		BIT 2	-
CONT		BIT 3	
	ENABLE SENSE CIRCUITS	BIT 4	
		BIT 5	
REGISTER OBH	BYPASS PROGRAM LATCHES	BIT 6	
REGISTE		8IT 7	

		1
		Dair
CONTROL H		BIT 0
	ENABLE HIGH CURRENT PUMP	BIT 1
	ENABLE BL SWITCH	BIT 2
	BIT LINE TRIM PROGRAM [0]	BIT 3
	BIT LINE TRIM PROGRAM [1]	BIT 4
	BIT LINE TRIM PROGRAM [2]	BIT 5
REGISTER OCH		BIT 6
	-	BIT 7

		9IT 0
CONTROL 1	WORD LINE SUPPLY	BIT 1
	ENABLE SOURCE SWITCH CIRCUIT	BIT 2
	SOURCE LINE TRIM (ERASE) [0]	BIT 3
	SOURCE LINE TRIM (ERASE) [1]	BIT 4
	SOURCE LINE TRIM (ERASE) [2]	BIT 5
REGISTER ODH	ENABLE NEGATIVE PUMPS	BIT 6
		BIT 7





Fig. 13



MEMORY DEVICE DESELECT ROUTINE 178 RAISE SELECT OUT 180 DELAY 182 PLACE ADDRESS TO BE DESELECTED ON DATA BUS PLACE DESELECT TAG 02H ON TAG BUS 184 ISSUE STROBE DONE Fig. 15




Fig. 16





Fig. 17






Fig. 18B




Fig. 19




Fig.20A




Fig.20B








Fig.21












Fig.25




Fig.26